

PL-IC-MH8 Datasheet  
Issue 2, Oct 24, 2014

## Magnetic encoder module and Magnetic actuator

### PL-IC-MH8 Magnetic encoder module



### Magnetic Actuator




## 1. General Description

The PL-IC-MH8 encoder module is designed for easy installation with a self aligning metal mounting flange. The low cost module can be provided with an integrated connector. The encoder module consists of a magnetic actuator and a separate sensor board. An internal voltage regulator allows the PL-IC-MH8 to operate at either 5 V supplies.

The PL-IC-MH8 module can be used in a wide range of applications including motor control and industrial automation.

## 2. Pin Configuration



### 3. ELECTRICAL CHARACTERISTICS

Operating conditions:

VPA, VPD = 5V ±10 %, Tj = -40...125 °C, IBM adjusted to 200 µA, 4 mm NdFeB magnet, unless otherwise noted

Item No.	Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>General</b>							
001	V(VPA, VPD)	Supply Voltage Range		4.5		5.5	V
002	I(VPA)	Supply Current in VPA		3		8	mA
003	I(VPD)	Supply Current in VPD	PRM = '0', without Load	5		15	mA
004	I(VPD)	Supply Current in VPD	PRM = '1', without Load	2		10	mA
005	Vc(rl)	Clamp Voltage rl at MA, SLI, SLO, PTE, NERR	Vc(rl) = V() – VPD, I() = 1 mA	0.4		1.5	V
006	Vc(ro)	Clamp Voltage ro	I() = -1 mA	-1.5		-0.3	V
<b>Hall Sensors and Signal Conditioning</b>							
101	Hext	Operating Magnetic Field Strength	At Chip Surface	20		100	kA/m
102	fmag	Operating Magnetic Field Frequency Rotating Speed of Magnet				2 120 000	kHz rpm
103	dsens	Diameter of HALL Sensor Array			2		mm
104	xdls	Lateral Displacement of Magnet to Chip				0.2	mm
105	xpac	Displacement Chip to Package	QFN28 package	-0.2		0.2	mm
106	ϕpac	Angular alignment of chip vs. package	QFN28 package	-3		+3	Deg
107	hpac	Distance of chip surface to package surface	QFN28 package		0.4		mm
108	Vos	Trimming range of output offset voltage	VO9S or VO9C = 0x7F			-55	mV
109	Vos	Trimming range of output offset voltage	VO9S or VO9C = 0x3F	55			mV
110	Vopt	Optimal differential output voltage	Vopt = Vpp(PSIN) – Vpp(NSIN), ENAC = '0', see Fig. 6		4		Vpp
<b>Amplitude Control</b>							
201	VampI	Differential Output Amplitude	VampI = Vpp(PSIN) – Vpp(NSIN), ENAC = '1', see Fig. 6	3.2		4.8	Vpp
202	Vratio	Amplitude Ratio	Vratio = Vpp(PSIN) / Vpp(PCOS)	1.09			
203	Vratio	Amplitude Ratio	Vratio = Vpp(PSIN) / Vpp(PCOS)			0.91	
204	tampI	Settling Time of Amplitude Control	±10%			300	µs
205	Vae(ro)	Amplitude Error Threshold for MINERR	Vpp(PSIN) – Vpp(NSIN)	1.2		2.8	Vpp
206	Vae(rl)	Amplitude Error Threshold for MAXERR	Vpp(PSIN) – Vpp(NSIN)	5.0		5.8	Vpp
<b>Bandgap Reference</b>							
401	Vbg	Bandgap Reference Voltage		1.2	1.25	1.3	V
402	Vref	Reference Voltage		45	50	55	%VPA
403	Ibm	Bias Current	CIBM = 0xD CIBM = 0xF Bias Current adjusted	-370 -220		-100 -180	µA µA
404	VPDon	Turn-on Threshold VPD, System on	V(VPD) – V(VND), increasing voltage	3.7	4.0	4.3	V
405	VPDoFF	Turn-off Threshold VPD, System reset	V(VPD) – V(VND), decreasing voltage	3	3.5	3.8	V
406	VPDhys	Hysteresis System on/reset		0.35			V
407	Vosr	Reference voltage offset compensation		480	500	520	mV

Operating conditions:

VRA, VPD = 5V ±10 %, Tj = -40...125 °C, IBM adjusted to 200 µA, 4 mm NdFeB magnet, unless otherwise noted


Item No.	Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Clock Generation</b>							
501	f(sys)	System Clock	Bias Current adjusted	0.85	1.0	1.15	MHz
502	f(sdc)	Sinus/Digital-Converter Clock	Bias Current adjusted	14	16	18	MHz
<b>SiniDigital Converter</b>							
601	RESsdc	Sinus/Digital-Converter Resolution			12		Bit
602	AAabs	Absolute Angular Accuracy	Vpp() = 4V, adjusted	-0.35		0.35	Deg
603	AArel	Relative Angular Accuracy	with reference to one output periode at A, B, at Resolution 1024, see Fig. 17	-10		10	%
604	f( )ab	Output frequency at A, B	CFGMTB = '0' CFGMTB = '1'		0.5 2.0		MHz MHz
605	REScom	Resolution of Commutation Converter			1.875		Deg
606	AAabs	Absolute Angular Accuracy of Commutation Converter		-0.5		0.5	Deg
<b>Serial Interface, Digital Outputs MA, SLO, SLI</b>							
701	Vs(SLO)hi	Saturation Voltage High	V(SLO) = V(VPD) - V(), I(SLO) = 4 mA			0.4	V
702	Vs(SLO)lo	Saturation Voltage Low	I(SLO) = 4 mA to VND			0.4	V
703	Isc(SLO)hi	Short-Circuit Current High	V(SLO) = V(VND), 25°C	-80	-50		mA
704	Isc(SLO)lo	Short-Circuit Current Low	V(SLO) = V(VPD), 25°C		50	80	mA
705	tr(SLO)	Rise Time SLO	CL = 50 pF			60	ns
706	tr(SLO)	Fall Time SLO	CL = 50 pF			60	ns
707	Vt()hi	Threshold Voltage High: MA, SLI				2	V
708	Vt()lo	Threshold Voltage Low: MA, SLI		0.8			V
709	Vt()hys	Threshold Hysteresis: MA, SLI		150	250		mV
710	Ipd(SLI)	Pull-up Current: MA, SLI	V() = 0...VPD - 1V	6	30	60	µA
711	Ipu(MA)			-60	-30	-6	µA
712	f()MA					10	MHz
<b>Zapping and Test</b>							
801	Vt()hi	Threshold Voltage High VZAP, PTE	with reference to VND			2	V
802	Vt()lo	Threshold Voltage Low VZAP, PTE	with reference to VND	0.8			V
803	Vt()hys	Hysteresis	Vt()hys = Vt()hi - Vt()lo	150	250		mV
804	Vt()nozap	Threshold Voltage Nozap VZAP	V() = V(VZAP) - V(VPD), V(VPD) = 5V ±5%, at chip temperature 27 °C	0.8			V
805	Vt()zap	Threshold Voltage Zap VZAP	V() = V(VZAP) - V(VPD), V(VPD) = 5V ±5%, at chip temperature 27 °C			1.2	V
806	V()zap	Zapping voltage	PROG = '1'	6.9	7.0	7.1	V
807	V()zpd	Diode voltage, zapped				2	V
808	V()uzpd	Diode voltage, unzapped		3			V
809	Rpd()VZAP	Pull-Down Resistor at VZAP		30		55	kΩ
<b>NERR Output</b>							
901	Vt()hi	Input Threshold Voltage High	with reference to VND			2	V
902	Vs()lo	Saturation Voltage Low	I() = 4 mA, with reference to VND			0.4	V
903	Vt()lo	Input Threshold Voltage Low	with reference to VND	0.8			V
904	Vt()hys	Input Hysteresis	Vt()hys = Vt()hi - Vt()lo	150	250		mV
905	Ipu(NERR)	Pull-up Current	V(NERR) = 0...VPD - 1V	-700	-300	-80	µA
906	Isc()lo	Short circuit current: NERR	V(NERR) = V(VPD), 25°C		50	80	mA
907	tr(NERR)	Decay time NERR	CL = 50 pF			60	ns




Operating conditions:

VPA, VPD = 5V ±10 %, Tj = -40...125 °C, IBM adjusted to 200 µA, 4 mm NdFeB magnet, unless otherwise noted


Item No.	Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Line Driver Outputs</b>							
P01	Vs(j)hi	Saturation Voltage hi	Vs(j) = VPD - V(j); CfgrDR(1:0) = 00, I(j) = -4 mA CfgrDR(1:0) = 01, I(j) = -50 mA CfgrDR(1:0) = 10, I(j) = -50 mA CfgrDR(1:0) = 11, I(j) = -20 mA			200 700 700 400	mV mV mV mV
P02	Vs(j)lo	Saturation Voltage lo	CfgrDR(1:0) = 00, I(j) = -4 mA CfgrDR(1:0) = 01, I(j) = -50 mA CfgrDR(1:0) = 10, I(j) = -50 mA CfgrDR(1:0) = 11, I(j) = -20 mA			200 700 700 400	mV mV mV mV
P03	Isc(j)hi	Short-Circuit Current hi	V(j) = 0 V; CfgrDR(1:0) = 00 CfgrDR(1:0) = 01 CfgrDR(1:0) = 10 CfgrDR(1:0) = 11	-12 -120 -120 -50		-4 -50 -50 -20	mA mA mA mA
P04	Isc(j)lo	Short-Circuit Current lo	V(j) = VPD; CfgrDR(1:0) = 00 CfgrDR(1:0) = 01 CfgrDR(1:0) = 10 CfgrDR(1:0) = 11	4 50 50 20		12 120 120 60	mA mA mA mA
P05	Iik(j)tri	Leakage Current Tristate	TRIHL(1:0) = 11	-100		100	µA
P06	tr(j)	Rise-Time lo to hi at Q	RL = 100 Ω to VND; CfgrDR(1:0) = 00 CfgrDR(1:0) = 01 CfgrDR(1:0) = 10 CfgrDR(1:0) = 11	5 5 50 5		20 20 350 40	ns ns ns ns
P07	tr(j)	Fall-Time hi to lo at Q	RL = 100 Ω to VND; CfgrDR(1:0) = 00 CfgrDR(1:0) = 01 CfgrDR(1:0) = 10 CfgrDR(1:0) = 11	5 5 50 5		20 20 350 40	ns ns ns ns




Serial Interface Protocol




ABZ differential incremental signals



UYW differential commutation signals



ABZ incremental / UYW commutation signals



ABZ incremental signals / period counter

PLENTY

## 6. Package Drawings & Magnetic Actuator

